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One possible approach for controlling usage of the disk cache is to divide When an IC fills its segment of the disk cache, pages will be swapped out to disk.
Thus, the IC local memory, the disk cache, and the mass storage devices form a three-level storage hierarchy.
IPs
are responsible for executing instruction packets which are placed on the outer ring by the ICs.
When an IP receives an, instruction packet addressed to it, it performs the operation specified in the packet and then produces an output packet. The IP then places the output packet on the outer ring and sends it to the IC which is responsible for controlling the subsequent operation in the query tree. Thus, the IPs and the outer ring form a distributed distribution network for result packets.
The inner ring, as has been discussed above, is used exclusively for distribution of instructions and other control messages by the MC. Since the messages required for such activities are small and limited in number, a bandwidth of l-2 million bits per second (Mbps) should be sufficient. 
